

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.8

 Welcome  
 United States Patent and Trademark Office


» Se

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **37** of **1075719** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or enter a new one in the text box.

mapping &lt;and&gt; technology &lt;and&gt; function &lt;and&gt; layout

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Global and local congestion optimization in technology mapping***Pandini, D.; Pileggi, L.T.; Strojwas, A.J.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on, Volume: 22, Issue: 4, April 2003

Pages:498 - 505

[\[Abstract\]](#) [\[PDF Full-Text \(431 KB\)\]](#) IEEE JNL
**2 Combining technology mapping and placement for delay-minimization FPGA designs***Chau-Shen Chen; Yu-Wen Tsay; TingTing Hwang; Wu, A.C.H.; Youn-Long Lin*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on, Volume: 14, Issue: 9, Sept. 1995

Pages:1076 - 1084

[\[Abstract\]](#) [\[PDF Full-Text \(792 KB\)\]](#) IEEE JNL
**3 GaAs ICs for 10 Gb/s ATM switching***Nunez, A.; Sarmiento, R.; Esper-Chain, R.; Jakobsen, J.; Montiel-Nelson, J.A. Lopez, J.; Armas, V.; Tobajas, F.;*

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1997. Technical D 1997., 19th Annual, 12-15 Oct. 1997

Pages:101 - 104

[\[Abstract\]](#) [\[PDF Full-Text \(556 KB\)\]](#) IEEE CNF
**4 Delay minimal decomposition of multiplexers in technology mapping***Thakur, S.; Wong, D.F.; Krishnamoorthy, S.;*

Design Automation Conference Proceedings 1996, 33rd, 3-7 June 1996

Pages:254 - 257

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) [IEEE CNF](#)

---

**5 A routability and performance driven technology mapping algorithm for LUT based FPGA designs**

*Chi-Chou Kao; Yen-Tai Lai;*

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 1 , 30 May-2 June 1999

Pages:474 - 477 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(372 KB\)\]](#) [IEEE CNF](#)

---

**6 A DSM design flow: putting floorplanning, technology-mapping, and gate-placement together**

*Salek, A.H.; Jinan Lou; Pedram, M.;*

Design Automation Conference, 1998. Proceedings , 15-19 June 1998

Pages:128 - 133

[\[Abstract\]](#) [\[PDF Full-Text \(692 KB\)\]](#) [IEEE CNF](#)

---

**7 Topological parameters for library free technology mapping**

*Reis, A.; Robert, M.; Reis, R.;*

Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium on , 30 Sept.-3 Oct. 1998

Pages:213 - 216

[\[Abstract\]](#) [\[PDF Full-Text \(36 KB\)\]](#) [IEEE CNF](#)

---

**8 Technology decomposition using optimal alphabetic trees**

*Pedram, M.; Vaishnav, H.;*

Design Automation, 1993, with the European Event in ASIC Design. Proceedings [4th] European Conference on , 22-25 Feb. 1993

Pages:573 - 577

[\[Abstract\]](#) [\[PDF Full-Text \(464 KB\)\]](#) [IEEE CNF](#)

---

**9 1993 European Conference on Design Automation with the European Event in ASIC Design**

Design Automation, 1993, with the European Event in ASIC Design. Proceedings [4th] European Conference on , 22-25 Feb. 1993

[\[Abstract\]](#) [\[PDF Full-Text \(20 KB\)\]](#) [IEEE CNF](#)

---

**10 Experimental results on the impact of factorization and technology independent mapping options on multilevel synthesis**

*Abouzeid, P.; Besson, T.; Sakouti, K.; Saucier, G.; Gaume, F.; Roane, R.;*

Euro ASIC '92, Proceedings. , 1-5 June 1992

Pages:402 - 403

[\[Abstract\]](#) [\[PDF Full-Text \(168 KB\)\]](#) [IEEE CNF](#)

---

**11 Multilevel synthesis minimizing the routing factor**

*Abouzeid, P.; Sakouti, K.; Saucier, G.; Poirot, F.;*

Design Automation Conference, 1990. Proceedings. 27th ACM/IEEE , 24-28 Jun 1990  
 Pages:365 - 368

[\[Abstract\]](#) [\[PDF Full-Text \(324 KB\)\]](#) [IEEE CNF](#)

---

**12 Chortle: a technology mapping program for lookup table-based field programmable gate arrays**

*Francis, R.J.; Rose, J.; Chung, K.;*

Design Automation Conference, 1990. Proceedings. 27th ACM/IEEE , 24-28 Jun 1990

Pages:613 - 619

[\[Abstract\]](#) [\[PDF Full-Text \(488 KB\)\]](#) [IEEE CNF](#)

---

**13 Technology mapping for standard-cell generators**

*Berkelaar, M.R.C.M.; Jess, J.A.G.;*

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on , 7-10 Nov. 1988

Pages:470 - 473

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) [IEEE CNF](#)

---

**14 Automatic synthesis and technology mapping of combinational logic**

*Bergamaschi, R.A.;*

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on , 7-10 Nov. 1988

Pages:466 - 469

[\[Abstract\]](#) [\[PDF Full-Text \(404 KB\)\]](#) [IEEE CNF](#)

---

**15 Prelayout estimation of individual wire lengths**

*Bodapati, S.; Najm, F.N.;*

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 9 , Issue: 6 , Dec. 2001

Pages:943 - 958

[\[Abstract\]](#) [\[PDF Full-Text \(351 KB\)\]](#) [IEEE JNL](#)

---

[1](#) [2](#) [3](#) [Next](#)

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved